

IB/25/51001



INVESTOR IN PEOPLE


The Patent Office
Concept House
Cardiff Road
Newport
South Wales
NP10 8QQ

I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.



Signed

H. Behan

Dated

11 January 2005

**PRIORITY
DOCUMENT**

SUBMITTED OR TRANSMITTED IN
COMPLIANCE WITH RULE 17.1(a) OR (b)

An Executive Agency of the Department of Trade and Industry

Patents Form 1/77

Patents Act 1977
(Rule 16)

THE PATENT OFFICE
A

The
Patent
Office

27 MAR 2004

RULE 9/

NEWPORT

Request for grant of a patent
(See notes on the back of this form. You can
also get an explanatory leaflet from the Patent
Office to help you fill in this form)

29HAR04 EBB4715-1 002879
P01/7700 0.00-0407010.8 NINE

1/77

The Patent Office

Cardiff Road
Newport
Gwent NP10 8QQ

1. Your reference

PHGB 040069 GBP

2. Patent application number
(The Patent Office will fill in this part)

0407010.8 ✓

27 MAR 2004

3. Full name, address and postcode of the or of
each applicant (underline all surnames)

KONINKLIJKE PHILIPS ELECTRONICS N.V.
GROENEWOUDSEWEG 1
5621 BA EINDHOVEN
THE NETHERLANDS
07419294001 ✓

Patents ADP Number (*if you know it*)

If the applicant is a corporate body, give the
country/state of its incorporation

THE NETHERLANDS

4. Title of the invention

DIGITAL TO ANALOGUE CONVERTERS

5. Name of your agent (*if you have one*)

"Address for service" in the United Kingdom
to which all correspondence should be sent
(including the postcode)

Philips Intellectual Property & Standards
Cross Oak Lane
Redhill
Surrey RH1 5HA

Patents ADP number (*if you know it*)

08359655001 ✓

6. If you are declaring priority from one or more
earlier patent applications, give the country
and the date of filing of the or of each of these
earlier applications and (*if you know it*) the or
each application number

Country

Priority Application number

Date of filing

7. If this application is divided or otherwise
derived from an earlier UK application, give
the number and the filing date of the earlier
application

Number of earlier application

Date of filing
(day/month/year)

8. Is a statement of inventorship and of right to
grant of a patent required in support of this
request? (Answer "Yes" if:

YES

- a) any applicant named in part 3 is not an inventor, or
b) there is an inventor who is not named as an
applicant, or
c) any named applicant is a corporate body.
See note (d))

Patents form 1

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document.

Continuation sheets of this form

Description	15
Claims(s)	7 C.F.
Abstract	1
Drawings	10 only

10. If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents
Statement of inventorship and right
to grant of a patent (*Patents Form 7/77*)
Request for preliminary examination and
search (*Patents Form 9/77*)
Request for substantive examination
(*Patents Form 10/77*)
Any other documents
(Please specify)

11. I/We request the grant of a patent on the basis of this application.

Signature

Date

26/03/04

12. Name and daytime telephone number of person to contact in the United Kingdom

01293 81 5280

P L WILLIAMSON

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered "Yes" *Patents Form 7/77* will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

DESCRIPTION

DIGITAL TO ANALOGUE CONVERTERS

5 This invention relates to digital to analogue converter circuits, and is in particular concerned with the power consumption of such circuits.

Digital to analogue converters based on resistors are well known. Examples of two possible circuits are shown in Figure 1. The circuit on the
10 right makes use of a set of binary weighted resistors R , $2R$, ..., $32R$. Data signals, D_0 to D_5 , which represent the bits of the digital data to be converted are applied to one side of the resistors and the other side of the resistors are connected to a common point which forms the output of the converter. D_0 represents the least significant bit of the digital data and D_5 represents the
15 most significant bit.

The data signals switch between certain discrete voltage levels depending on whether the corresponding bit in the digital data is a 1 or a 0. The output voltage of the circuit varies linearly with the digital data.

The circuit on the left of Figure 1 avoids the need for a large ratio in the
20 values of the resistors by adopting a ladder network of resistors having a value of R and $2R$, as shown. The input data voltages are derived in the same way as for the previous circuit and the output voltage has the same linear dependence on the digital data. Other variations on these resistor based converters are also known.

25 One advantage of these resistor based converters is that when driving a capacitive load they do not require an output amplifier. Given sufficient time, the output voltage will charge to the value determined by the resistor network and the digital data. The resistive elements in the converters may be formed using real resistors, for example formed from semiconducting or metallic films,
30 or alternatively they can be formed using switched capacitor resistive elements such as that shown in Figure 2.

The switched capacitor circuit comprises two parallel branches each having first and second switches in series, operated with complementary signals. ~~A capacitor is connected between the junctions between switches of~~ the two branches. The switches are operated cyclically to periodically charge
5 and discharge the capacitor.

As shown in Figure 2, the equivalent circuit for the switched capacitor circuit is simply a resistor, with a resistance which depends on the capacitance and operating frequency of the circuit.

An advantage of using switched capacitor resistive elements is that it
10 can be easier to control and accurately define the values of capacitors than for resistors. There is also greater flexibility in controlling the values of the resistors since this can be by means of both the capacitor value and the clock frequency.

One of the disadvantages of unbuffered resistor based DAC circuits
15 using either conventional resistors or switched capacitor resistors is that significant current flows between the data voltage sources which drive the inputs to the resistor network. The magnitude of these currents depends on the digital data value, the resistor values and the data voltages. The resistor values are chosen taking into account how much time is available to charge
20 the load capacitance. In applications where the output charging time must be short and therefore the resistor values must be relatively low the power consumed as a result of the current flow between the data voltage sources can be very significant.

There is therefore a need to reduce the power consumption in digital to
25 analogue circuits using switched capacitor resistive circuits.

According to the invention, there is provided a digital to analogue converter comprising:

- 30 a plurality of digital inputs corresponding in number to the number of bits of a digital input word, the inputs being used to select one of first and second binary voltage levels as binary inputs to the converter;
- a respective capacitor circuit associated with each input;

first and second clock inputs;

an output load; and

a plurality of switches controlled by the clock inputs for controlling the coupling of the capacitor circuits either to one of the binary inputs or to the output load,

wherein a plurality of the capacitor circuits are controllable to output an effective voltage to the load comprising the first binary voltage level, the second binary voltage level or an average of the first and second binary voltage levels in dependence on the bits of the digital input word.

The invention thus provides a plurality of capacitor (input) circuits which can be operated in either a voltage divider mode (to provide an average output) or a resistor mode depending on the value of the digital data. Operation of the capacitor circuits in this way can result in a substantial reduction in the currents flowing between the data voltage sources and can therefore significantly reduce the power consumption of the converter circuits. The output resistance of the circuits and therefore their ability to charge a load capacitor is not, however, degraded by the modifications provided by the invention.

Preferably, each capacitor circuit comprises a switched capacitor resistor circuit. For example, each capacitor circuit may comprise:

a first branch between a first input and the output and comprising first and second switches in series;

a second branch between a second input and the output and comprising third and fourth switches in series;

a capacitor connected between the junction between the first and second switches and the junction between the third and fourth switches.

This defines a switched capacitor circuit which functions as a series resistance, and which has two inputs. By controlling the voltages applied to the two inputs, the circuit can operate essentially as a voltage source and a resistive load or else a voltage divider and a resistive load.

In this circuit, the first and fourth switches are clocked by a first clock signal and the second and third switches are clocked by a second clock signal, ~~although the first and second clock signals can be complementary signals.~~

Each capacitor circuit may then further comprise a first switching
5 arrangement for supplying a first selected one of the binary voltage levels to the first input and a second switching arrangement for supplying a second selected one of the binary voltage levels to the second input.

In one arrangement, the capacitor circuits are connected in parallel between the plurality of inputs and the capacitive output load. In particular, the
10 capacitor circuits can define a binary weighted configuration of resistors. In this implementation, the capacitor circuit with greatest effective resistance is controlled by the most significant bit of the digital input word, and the other capacitor circuits are each controlled by the most significant bit of the digital input word and one respective other bit of the digital input word. Most of the
15 capacitor circuits thus have two control inputs, one of which is the most significant bit. This arrangement allows the converter to be configured in dependence on the digital data, in such a way as to save power.

In another implementation, the capacitor circuits are connected in parallel between the plurality of inputs and junctions of a resistor ladder, a first
20 end of the resistor ladder being connected to the capacitive output load. This type of converter architecture enables more uniform circuits to be used. In particular, the capacitor circuits can have the same effective resistances.

The capacitor circuit at the second end of the resistor ladder is preferably controlled by the most significant bit of the digital input word, and
25 the other capacitor circuits are each controlled by the most significant bit of the digital input word and one respective other bit of the digital input word.

In either implementation;

the capacitor circuit at the end of the ladder of capacitor circuits opposite to the capacitive load is controlled effectively to output either the first
30 binary voltage level or the second binary voltage level in dependence on the most significant bit; and

each of the other capacitor circuits are controlled effectively to output:
either the second binary voltage level or the average of
the first and second binary voltage levels when the most significant bit of the
digital input word is high, in dependence on the respective other bit; or

5 either the first binary voltage level or the average of the first and
second binary voltage levels when the most significant bit of the digital input
word is low, in dependence on the respective other bit.

10 In a circuit which reduces the number of switches required, each of the
capacitor circuits can comprise an input switch and an output switch in series
between one of the binary inputs and the output load, and further comprising a
capacitor connected between the junction between the input switch and output
switch and a common terminal.

15 In a further modification, each of the capacitor circuits can comprise an
input switch and an output switch in series between a first power line and a
second power line, wherein the first power line is selectively connected to the
first binary voltage level and the second power line is selectively connected to
the second binary voltage level, and further comprising a capacitor connected
between the junction between the input switch and output switch and a
common terminal. The input switches are each controlled by a respective
20 digital input and the output switches are each controlled by the complement of
the respective digital input. This arrangement reduces the number of switches
controlled by the clock inputs.

The invention also provides a method of performing digital to analogue
conversion, comprising:

25 using the bits of a digital input word to generate a plurality of control
voltages corresponding in number to the number of bits, one control voltage
comprising a first binary voltage level or a second binary voltage level, and
each other control voltage comprising a first binary voltage level, a second
binary voltage level or an average of the first and second binary voltage levels;
30 and

using the plurality of control voltages to drive an output load.

This method preferably uses switched capacitor resistor circuits, as used in the converter circuit of the invention.

The invention also provides a display device (for example a liquid crystal display) in which the digital to analogue converter of the invention is
5 used in the column address circuitry.

Examples of the invention will now be described in detail with reference to the accompanying drawings, in which:

Figure 1 shows two known digital to analogue converter circuits;

10 Figure 2 shows a known switched capacitor circuit for simulating a resistor;

Figure 3 shows a switched capacitor circuit of the invention and forming the building block of digital to analogue converter circuits of the invention;

Figure 4 shows how the circuit of Figure 3 can be controlled;

15 Figure 5 is a schematic representation of the circuit of Figure 4;

Figure 6 shows a first digital to analogue converter circuit of the invention;

Figure 7 is used to explain the response of the circuit of Figure 6;

Figure 8 shows the connection of control lines to the circuit of Figure 6;

20 Figure 9 shows a second digital to analogue converter circuit of the invention;

Figure 10 is used to explain the response of the circuit of Figure 9;

Figure 11 shows in more detail the circuit elements which make up the circuit of Figure 8;

25 Figure 12 shows a third digital to analogue converter circuit of the invention;

Figure 13 shows the converter of Figure 12 with the input switches;

Figure 14 shows a fourth digital to analogue converter circuit of the invention; and

30 Figure 15 shows a display device of the invention.

The invention uses capacitive circuits which effectively output one of two binary voltage levels or else an average of the two binary voltage levels. By controlling the operation of these capacitor circuits in dependence on the digital data, the power consumption of the circuit can be reduced. In the preferred implementation, the invention uses modified switched capacitor circuits as the capacitor circuits.

The way in which the switched capacitor resistor circuit of Figure 2 can be modified to form a known voltage divider circuit is shown in Figure 3.

The switched capacitor circuit again a first branch connected to a first input V_1 and a second branch connected to a second input V_2 . The capacitor C_n is again connected between the junctions between the switches in each branch. As shown, the switch on the input side of one branch is clocked synchronously with the switch on the output side of the other branch (CK1) and vice versa (CK2). These signals CK1 and CK2 may again be complementary signals.

When the output of the circuit of Figure 3 is connected to a capacitive load, the output voltage V_o will settle at the mean value of the two input voltages V_1 and V_2 . An important feature of this circuit is that when the current flowing at the output terminal is zero, which occurs when the output voltage is at the mean of V_1 and V_2 , the current flowing at the two input terminals is also zero.

It is possible to switch the circuit of Figure 3 between operation as a resistor and operation as a voltage divider by controlling the voltages at the two inputs.

The circuit of Figure 4 illustrates one way in which this can be achieved. A first switching arrangement comprising the switches controlled by S1 and /S1 is provided for supplying a first selected one of the binary voltage levels VL and VH to the first input V_1 . A second switching arrangement comprising the switches controlled by S2 and /S2 is provided for supplying a second selected one of the binary voltage levels to the second input V_2 .

The same result could also be achieved with other circuit implementations.

The binary voltage signals V_H and V_L represent the two possible data voltage levels. These reference voltages determine the output voltage range of the digital to analogue converter and might be the same as the digital signal levels, for example 0V and 3.3V, or they might represent a pair of reference voltage levels selected from a set of reference voltage levels in the case where the converter is to implement a piecewise linear approximation to a non-linear characteristic using known techniques.

The digital control signals S_1 and S_2 and their complements $\overline{S_1}$ and $\overline{S_2}$ operate the switches to connect one of the two reference voltages to each of the two inputs of the switched capacitor circuits. The way the control signals are derived from the digital data is illustrated below.

The behaviour of the circuit for different states of S_1 and S_2 is summarised in Table 1 below. The output voltage represents the voltage that would be generated on a capacitive load when charging is complete and the output current is zero. The output resistance is the effective output resistance of the circuit. This output voltage can be considered as an "effective output voltage", and this term should be understood accordingly in this description and claims.

Table 1

S_1	S_2	V_1	V_2	Output voltage	Output resistance
0	0	V_L	V_L	V_L	$R_O = 1/(4 f_{CK} C_n)$
0	1	V_L	V_H	$0.5(V_H + V_L)$	$R_O = 1/(4 f_{CK} C_n)$
1	0	V_H	V_L	$0.5(V_H + V_L)$	$R_O = 1/(4 f_{CK} C_n)$
1	1	V_H	V_H	V_H	$R_O = 1/(4 f_{CK} C_n)$

The output behaviour of the circuit of Figure 4 can be summarised as follows. When S_1 and S_2 are low, so that both V_1 and V_2 are set to V_L , the output of the circuit is equivalent to a resistor having a value R_O connected between the output terminal and the reference voltage V_L . When S_1 and S_2 are high, so that both V_1 and V_2 are set to V_H , the output of the circuit is equivalent to a resistor having a value R_O connected between the output terminal and the reference voltage V_H . When S_1 and S_2 have different states and one of V_1 or V_2 is at V_H and the other is at V_L then the output of the circuit

is equivalent to a resistor having a value of R_0 connected between the output terminal and a voltage source equal to the mean value of V_H and V_L .

An equivalent circuit which represents the output characteristics of the circuit of Figure 4 is shown in Figure 5. As shown, the circuit has two control
5 inputs which switch the circuit between three possible operating modes.

This circuit can be used as a building block, optionally in combination with additional resistor elements, to form a digital to analogue converter.

A first example of a possible circuit is shown in Figure 6.

The operation of the circuit of Figure 6 is clearly similar to the operation
10 of the circuit on the right of Figure 1.

The circuit of Figure 6 generates an output voltage which varies linearly with the 6-bit digital data defined by the data bits D_0 through to D_5 , where D_0 is the least significant bit and D_5 is the most significant bit. The output voltage varies between a voltage V_L , corresponding to a code of 000000 and V_H
15 corresponding to a code of 111111.

The circuit consists of six of the modified switched capacitor resistor/divider circuits connected in parallel between the plurality of inputs and the capacitive output load. The output resistance values increase by a factor of two for successive data bits of lower significance, to provide a binary
20 weighted circuit configuration.

The sixth capacitor circuit with greatest effective resistance $32R$ is controlled only by the most significant bit D_5 of the digital input word, and the other capacitor circuits are each controlled by the most significant bit of the digital input word D_5 and one respective other bit D_0 , D_1 , D_2 , D_3 or D_4 of the
25 digital input word.

The sixth capacitor circuit with greatest effective resistance $32R$ is thus controlled effectively to output either the first binary voltage level V_L or the second binary voltage level V_H in dependence on the most significant bit and does not operate in the intermediate voltage dividing mode.

30 When the most significant bit D_5 is high, each of the other capacitor circuits is controlled effectively to output the high binary voltage level V_H or else the average voltage level $(V_L + V_H)/2$. When the most significant bit D_5

is low, each of the other capacitor circuits is controlled effectively to output the low voltage level VL or else the average voltage level $(VL + VH)/2$.

----- The sixth capacitor circuit has a resistance value which is twice that of -----
the modified switch capacitor resistor/divider circuit associated with the least
5 significant bit D0 of data. This circuit arrangement ensures a linear
relationship between the digital input and the analogue output.

An important advantage of this new converter circuit compared to the
corresponding conventional circuit shown on the right of Figure 1 is that the
static power consumption is substantially reduced without changing the output
10 resistance. The way in which the average current drawn from the VH reference
voltage source varies with digital code is shown in Figure 7 for the
conventional circuit and for the modified circuit of Figure 6.

This current is the value which flows between the reference voltage
sources when the voltage on the load capacitor has settled at the final value.
15 The value of the largest capacitor in both circuits is 1pF, corresponding to the
switched capacitor resistor having the lowest resistance, and the clock
frequency is 50kHz. This results in both circuits having an output resistance of
2.54M Ω . The reference voltages have values of 0V for VL and 5V for VH. The
maximum value of the current in the case of the conventional circuit is 4.92 μ A
20 and occurs for digital codes of 31 and 32. For the modified circuit the
maximum current is 1.23 μ A and occurs for digital codes of 16 and 47. The
peak current is therefore reduced by a factor of 4 in the new circuit leading to a
factor of 4 reduction in the power consumption. The average current
considering all code values is 3.23 μ A for the conventional circuit and 807nA
25 for the modified circuit which is also reduced by a factor of 4.

This reduction in current flow between the reference voltage sources
results from two factors. The first is that the effective voltage appearing across
the modified switched capacitor resistor elements when they are acting as
voltage divider circuits is lower than that across the equivalent switched
30 capacitor resistor elements in the conventional circuit. Secondly, current which
flows into or out of the switched capacitor resistor elements when they are
acting as voltage divider circuits is divided equally between the two reference

voltage input terminals of the resistor. This current tends to cancel the current flowing in the modified switched capacitor resistor circuits which are acting as resistors and therefore reduces the magnitude of the current supplied by the reference voltage source.

5 The circuit can be implemented quite simply by applying the individual bits of the input data to the inputs of voltage divider circuits as illustrated in Figure 8. The digital inputs D0 – D5 act as the switch control signals S1 and S2 of Figure 4. The power supply lines for VH and VL are not shown in Figure 8, and these will be supplied to each capacitor circuit C, 2C, ..., 32C.

10 The invention can also be used to form a circuit operating in a manner corresponding to the operation of the circuit on the left of Figure 1, based on an R2R ladder network.

Figure 9 shows this second converter circuit of the invention. The capacitor circuits are connected in parallel between the inputs and junctions of a resistor chain made up from resistors R. One end of the resistor ladder is connected to the capacitive output load, and the other end is connected to a circuit controlled by the most significant bit D5, as in the circuit above. This end of the resistor chain is also provided with the average of the first and second binary voltage levels VL, VH through a further capacitor circuit. All of the capacitor circuits have the same effective resistance 2R, which is double the resistance of the resistors R in the chain.

20 As in the circuit of Figure 6, when the most significant bit D5 is high, each of the other capacitor circuits is controlled effectively to output the high level VH or else the average voltage level $(VL + VH)/2$. When the most significant bit D5 is low, each of the other capacitor circuits is controlled effectively to output the low voltage levels VL or else the average voltage level $(VL + VH)/2$.

25 The current supplied from the VH voltage reference for the circuit of Figure 9 and for the conventional circuit shown on the left of Figure 1 is shown in Figure 10.

30 The value of the largest capacitor in both circuits is 1pF, corresponding to the switched capacitor resistor having the lowest resistance, and the clock

frequency is 50kHz. This results in both circuits having an output resistance of 5M Ω . The reference voltages have values of 0V for VL and 5V for VH. The maximum value of the current in the case of the conventional circuit is 7.766 μ A and occurs for digital codes of 21 and 43. For the modified circuit the maximum current is 1.942 μ A and occurs for digital codes of 21 and 42. The peak current is therefore again reduced by a factor of 4 in the new circuit leading to a factor of 4 reduction in the power consumption. The average current considering all code values is 5.53 μ A for the conventional circuit and 1.58 μ A for the modified circuit which is reduced by a factor of 3.5.

Improvements can be made to the circuits described above while maintaining the same functionality. In particular, the complexity and power consumption can be further reduced.

Figure 11 shows in more detail the circuit elements which make up the circuit of Figure 8. For each bit of the input digital data four switches and one capacitor are required to form the capacitor circuit for each input bit. The total number of switches is therefore 4N, where N is the number of bits.

Part of the circuitry associated with each bit of the digital data is the same for each bit. For each circuit, there is a first switch connected between the input data bit D5 and the first terminal of the capacitor and there is a second switch connected between this first terminal of the capacitor and the output of the circuit. This part of the circuitry is the same in each capacitor circuit so that the first terminal of each capacitor in each capacitor circuit can be joined to a common point without affecting the operating principles of the circuit.

Figure 12 shows this modified circuit, which provides the advantage that the number of switches operating at the clock frequency required to form the converter circuit is reduced. The number of switches required to form the converter is reduced from 4N to 2N+2.

In this arrangement, each bit, other than the highest bit, is associated with only one input switch (CK2) and one output switch (CK1). Between the input and output switch, a connection is made to one terminal of the associated capacitor. The highest bit, D5 in this example, is associated with

two input switches and two output switches. The capacitors are all connected between at their other terminal to a common point, which is between one input switch and one output switch of the circuit associated with the highest bit.

In more detail, each input D0 -D5 is associated with circuits having an input switch (each clocked by CK2) and an output switch (each clocked by CK1) in series between the binary input and the output load. An associated capacitor is connected between the junction between the input switch and output switch and the common terminal. The most significant bit of the binary input word, D5, is associated with an additional input switch (clocked by CK1) and an additional output switch (clocked by CK2) in series between the most significant binary input and the output load. The common terminal is defined at the junction between the additional input switch and the additional output switch. The circuit of Figure 12 has exactly the same functionality as the circuit of Figure 11 and is topologically identical.

One disadvantage of the circuit of Figure 12 is that there is still a relatively large number of switches which are controlled by clock signals CK1 and CK2. These clock signals switch at a higher frequency than the bits of the digital data and the power required to operate these switches may make a significant contribution to the overall power consumption of the converter circuit.

Figure 13 shows the full circuit of Figure 12 including the switches which couple the binary voltage levels VH and VL to the circuit. In this circuit, each input 10 is connected to two switches, a first which connects the input to a voltage level VH and a second which connects the input to a voltage level VL.

It is possible to reduce the number of switches which must be clocked (to save power) by modifying the circuit further, particularly the way in which the binary voltages levels VH and VL are coupled to the circuit.

In the circuit of Figure 14, the data input signals for the circuit are provided in a different manner. The topology of the circuit of Figure 14 is different, but the connections made by the combined operation of all of the switches is functionally identical to the previous embodiments.

In Figure 14, a plurality of capacitor circuits each comprise an input switch and an output switch in series between a first power line 20 and a second power line 22. The first power 20 line is selectively connected (by CK2) to the high binary voltage level V_H , and the second power line 22 is selectively connected to the low binary voltage level V_L (also by CK2). A capacitor is connected between the junction between the input switch and output switch and a common terminal. The first power 20 line is selectively connected (by CK1) to the output load, and the second power line 22 is selectively connected (also by CK1) to the output load.

10 In this arrangement, the input switches are each controlled by a respective digital input $D_0 - D_5$ and the output switches are each controlled by the complement of the respective digital input $/D_0 - /D_5$.

An additional input switch and an additional output switch are provided in series between a third power line 24 and a fourth power line 26, and the additional input switch and additional output switch are controlled by the most significant bit D_5 and $/D_5$ of the digital input. The common terminal is defined at the junction between the additional input switch and the additional output switch. The third and fourth power lines 24, 26 are connected to respective binary voltage levels by CK1 and to the output load by CK2.

20 It can be seen that the circuit provides the same functionality. In particular, CK2 controls when the common terminal is connected to the output load and CK1 controls when the common terminal is connected to a binary input voltage, as in Figure 12. CK1 controls when a capacitor terminal (not the common terminal) is connected to the output load and CK2 controls when that capacitor terminal is connected to a binary input voltage, as in Figure 12.

The pairs of switches D and $/D$ control which binary voltage is provided to the capacitor terminal (through CK2) and these perform the function of the bank of input switches in Figure 13.

This arrangement has the advantage that only eight of the switches are controlled by the clocks CK1 and CK2 and the total number of switches is $2N + 10$.

While this circuit has a quite different arrangement of switches compared to the previous circuits, the sequence in which the capacitors are connected to the binary voltage levels, V_H and V_L , and the output node is exactly the same as in the previous circuits, as explained above.

5 The techniques illustrated here could also be applied to other digital to analogue converter circuits which make use of arrangements of switched capacitor resistors.

10 This technique is of particular interest for the integrated column drive circuits of AMLCDs. The converter circuits have a relatively low output resistance, and this low output resistance can avoid the need for an output amplifier/buffer.

15 Figure 15 shows a display device of the invention, which comprises row driver circuitry 30 for providing signals to the rows of pixels in a pixel array 34, column address circuitry 32 providing pixel drive signals to the columns of pixels in the array.

20 The column address circuitry 32 includes a digital to analogue converter of the invention, and this can provide signals directly to the column conductors without the need for intermediate buffers or amplifiers. The components of the converter are also suitable for integration onto the substrate carrying the display pixels.

25 The converters shown are 6 bit converters. It will be immediately apparent that the invention can be applied to other size converters. Equally, there are many other specific converter circuits which can be modified by using the capacitor circuits of the invention, which form the building blocks for the converters of the invention.

Various other modifications will be apparent to those skilled in the art.

CLAIMS

1. A digital to analogue converter comprising:
- a plurality of digital inputs corresponding in number to the number of bits of a digital input word, the inputs being used to select one of first and second binary voltage levels as binary inputs to the converter;
 - a respective capacitor circuit associated with each input;
 - first and second clock inputs;
 - an output load; and
 - a plurality of switches controlled by the clock inputs for controlling the coupling of the capacitor circuits either to one of the binary inputs or to the output load,
- wherein a plurality of the capacitor circuits are controllable to output an effective voltage to the load comprising the first binary voltage level, the second binary voltage level or an average of the first and second binary voltage levels in dependence on the bits of the digital input word.
2. A converter as claimed in claim 1, wherein each capacitor circuit comprises an input circuit, having:
- a first branch between a first input and the output and comprising first and second switches in series;
 - a second branch between a second input and the output and comprising third and fourth switches in series;
 - a capacitor connected between the junction between the first and second switches and the junction between the third and fourth switches.
3. A converter as claimed in claim 2, wherein the first and fourth switches are clocked by the first clock input and the second and third switches are clocked by the second clock input.
4. A converter as claimed in claim 3, wherein the first and second clock inputs are complementary signals.

5. A converter as claimed in any one of claims 2 to 4, wherein each input circuit further comprises a first switching arrangement for supplying a first selected one of the binary voltage levels to the first input and a second
5 switching arrangement for supplying a second selected one of the binary voltage levels to the second input.

6. A converter as claimed in claim 5, wherein the first and second switching arrangements of each of said plurality of the input circuits are
10 controllable to provide the first binary voltage level to the first and second inputs, to provide the second binary voltage level to the first and second inputs, or to provide the first binary voltage level to one input and the second binary level to the other input.

7. A converter as claimed in any preceding claim, wherein the
15 plurality of the capacitor circuits comprises all but one of the capacitor circuits.

8. A converter as claimed in claim 7, wherein said one input circuit
is controlled by the most significant bit of the digital input word.

20 9. A converter as claimed in claim 8, wherein said one capacitor circuit is controllable to output an effective voltage comprising only the first binary voltage level or the second binary voltage level.

25 10. A converter as claimed in any preceding claim, wherein the capacitor circuits are connected in parallel between the plurality of inputs and the capacitive output load.

30 11. A converter as claimed in claim 1, wherein each of the capacitor circuits comprises an input switch and an output switch in series between one of the binary inputs and the output load, and further comprising a capacitor

connected between the junction between the input switch and output switch and a common terminal.

12. A converter as claimed in claim 11, wherein each input switch is
5 controlled by the first clock input and each output switch is controlled by the second clock input.

13. A converter as claimed in claim 12, further comprising an
additional input switch and an additional output switch in series between the
10 binary input associated with the most significant bit and the output load, the common terminal being defined at the junction between the additional input switch and the additional output switch

14. A converter as claimed in claim 13, wherein the additional input
15 switch is controlled by the second clock input and the additional output switch is controlled by the first clock input.

15. A converter as claimed in claim 1, wherein each of the capacitor
circuits comprises an input switch and an output switch in series between a
20 first power line and a second power line, wherein the first power line is selectively connected to the first binary voltage level and the second power line is selectively connected to the second binary voltage level, and further comprising a capacitor connected between the junction between the input switch and output switch and a common terminal.

25

16. A converter as claimed in claim 15, wherein the input switches
are each controlled by a respective digital input and the output switches are
each controlled by the complement of the respective digital input.

30

17. A converter as claimed in claim 16, wherein the first and second
power lines are connected to the first and second binary voltage levels under
the control of one of the clock inputs, and the first and second power lines are

connected to the output load under the control of the other one of the clock inputs.

18. A converter as claimed in any one of claims 15 to 17, further
5 comprising an additional input switch and an additional output switch in series between a third power line and a fourth power line, the additional input switch and additional output switch are controlled by the most significant bit of the digital input, and the common terminal is defined at the junction between the additional input switch and the additional output switch.

10

19. A converter as claimed in claim 18, wherein the third and fourth power lines are connected to the first and second binary voltage levels under the control of the other of the clock inputs, and the third and fourth power lines are connected to the output load under the control of the one of the clock
15 inputs.

20. A converter as claimed in any preceding claim, wherein each capacitor circuit has an effective resistance determined by the capacitance.

21. A converter as claimed in claim 20, wherein the capacitor circuits
20 have effective resistances such that they form a binary weighted circuit configuration.

22. A converter as claimed in claim 21, wherein the capacitor circuit
25 with greatest effective resistance is controlled by the most significant bit of the digital input word, and the other capacitor circuits are each controlled by the most significant bit of the digital input word and one respective other bit of the digital input word.

30

23. A converter as claimed in claim 22, wherein:

the capacitor circuit with greatest effective resistance is controlled effectively to output either the first binary voltage level or the second binary voltage level in dependence on the most significant bit; and

each of the other capacitor circuits are controlled effectively to output:

5 either the second binary voltage level or the average of the first and second binary voltage levels when the most significant bit of the digital input word is high, in dependence on the respective other bit; or

 either the first binary voltage level or the average of the first and second binary voltage levels when the most significant bit of the digital input
10 word is low, in dependence on the respective other bit.

24. A converter as claimed in any one of claims 1 to 9, wherein the capacitor circuits are connected in parallel between the plurality of inputs and junctions of a resistor chain, a first end of the resistor chain being connected to
15 the output load.

25. A converter as claimed in claim 24, wherein the capacitor circuits have the same effective resistances.

20 26. A converter as claimed in claim 25, wherein the capacitor circuit at the second end of the resistor chain is controlled by the most significant bit of the digital input word, and the other capacitor circuits are each controlled by the most significant bit of the digital input word and one respective other bit of the digital input word.

25

27. A converter as claimed in claim 26, wherein:

the capacitor circuit at the second end of the resistor chain is controlled effectively to output either the first binary voltage level or the second binary voltage level in dependence on the most significant bit; and

30 each of the other capacitor circuits are controlled effectively to output:

 either the second binary voltage level or the average of the first

and second binary voltage levels when the most significant bit of the digital input word is high, in dependence on the respective other bit; or

5 either the first binary voltage level or the average of the first and second binary voltage levels when the most significant bit of the digital input word is low, in dependence on the respective other bit.

28. A converter as claimed in claim 25, 26 or 27, wherein an average of the first and second binary voltage levels is coupled to the second end of the resistor chain through an effective resistance corresponding to the
10 capacitor circuit effective resistance.

29. A converter as claimed in claim 28, wherein the average of the first and second binary voltage levels is coupled to the second end of the resistor chain by a further capacitor circuit.

15

30. A method of performing digital to analogue conversion, comprising:

20 using the bits of a digital input word to generate a plurality of control voltages corresponding in number to the number of bits, one control voltage comprising a first binary voltage level or a second binary voltage level, and each other control voltage comprising a first binary voltage level, a second binary voltage level or an average of the first and second binary voltage levels; and

using the plurality of control voltages to drive an output load.

25

31. A method as claimed in claim 30, wherein generating a plurality of control voltage comprises operating a switched capacitor resistor circuit.

32. A method as claimed in claim 30 or 31, wherein generating a
30 plurality of control voltage comprises operating a plurality of switched capacitor resistor circuits each having two control inputs, wherein one of the first and

second binary voltage levels is applied to the first control input and one of the first and second binary voltage levels is applied to the second control input.

33. A display device comprising:
- 5 an array of display pixels;
row driver circuitry for providing signals to the rows of pixels; and
column address circuitry providing pixel drive signals to the columns of pixels, wherein the column address circuitry comprises a digital to analogue converter as claimed in any one of claims 1 to 29.

ABSTRACT

DIGITAL TO ANALOGUE CONVERTERS

5 In a digital to analogue converter, a plurality of digital inputs are used to
select one of first and second binary voltage levels as binary inputs (10) to the
converter. A capacitor circuit (C , $2C$, ..., $32C$) is associated with each input,
and these are controlled to output an effective voltage to an output load
comprising the first binary voltage level, the second binary voltage level or an
10 average of the first and second binary voltage levels in dependence on the bits
of the digital input word. The plurality of capacitor circuits can be operated in
either a voltage divider mode (to provide an average output) or a resistor mode
depending on the value of the digital data. Operation of the capacitor circuits
in this way can result in a reduction in the currents flowing and can therefore
15 reduce the power consumption.

[Fig. 13]




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7






FIG. 10




FIG. 11




FIG. 12








FIG. 14

FCT/IB2005/051001

